The 2-GeV electron linac at Pohang accelerator laboratory (PAL) bas been operated continuously as a full energy injector for the Pohang Light Source (PLS) since Dec. 1994. There have been continuous efforts to improve the klystron-modulator (K&M) system more stable and reliable. To improve self-diagnostic, operation, monitoring, and remote communication, we recently developed a new modulator controller based on an industrial PC platform. The modulator controller mainly consisted of an interlock signal conditioning module, a fast pulse signal-conditioning module, and the main PC platform. Operating system of the PC is Windows NT 4.0, and application s o h a r e is developed with C++. The interlock signal-conditioning module generally carries digital and slowly varying clean analog signals. The fast pulse signal-conditioning module is used for preconditioning fast pulse and DC signals that inherently have high noise levels, such signals as a beam voltage, a beam current, an EOLC current, a H M C voltage, and a H M C current. All operation data of the K&M system can be acquired and saved in real time. We are upgrading the main PLS control system with EPICS. The industnal PC platform will function as an Inputloutput Controller (IOC) in the future EPICS PLS control system.
I. INTRODUCTION
The PLS 2-GeV linac employs 12units of high power pulsed klystrons(80-MW) as the main RF sources. The matching modulators of 200-MW (400kV, 500A) can provide a flat-top pulse width of 4.4 vsec with a maximum pulse repetition rate of 120-Hz at the full power level. To have good phase stability of electron beams, the pulse-to-pulse flat-top voltage variation of a modulator requires to be less than 5 0.5 %. Annual operation hour of the K&M system is over 5000 hours. Accumulation of operation data of the K&M system is very important for beam operation and self-diagnostic. This paper describes development, installation and operation of the PLS linac new modulator controller. *This work is suooorted bv MOST. Korea.
KLYSTRON AND MODULATOR OF THE PLS LINAC
Major specifications of the modulator are listed in Table I . Maximum repetition rate of the modulator is 180 Hz. However, normal operating rate is 30 Hz. Injection rate of the linac electron beam to the PLS storage ring is IO Hz. The modulator can be divided into four major sections: a charging section, a discharging section, a pulse transformer tank, and a klystron load. In the charging section, a SCR AC-AC voltage regulator controls primary 3-phase 480 V AC power. The voltage regulator receives feedback signals from the primary AC voltage and current detectors, and also from the high voltage DC (HVDC) detector. The closed loop control of the AC-AC voltage regulator ensues stable HVDC output. The maximum HVDC is 25 kV. The pulse-forming network (PFN) is resonantly charged from the HVDC filter capacitor through the charging inductor and diode. The De-Q'ing circuit is installed at the charging inductor secondary to regulate the PFN charging voltage. Pulse-to-pulse beam voltage regulation is less than f 0.5%. Two parallel, fourteen section, type-E Guillemin networks [3] are used for the PFN. The PFN impedance is about 2.8 n. Each PFN capacitor has a fixed capacitance of 50 nF, and each PFN inductor can be vaned manually up to 4.5 pH. By adjusting inductance of each PFN section, we can precisely tune the flattop of the modulator output voltage pulse, The end of line clipper (EOLC) removes excessive negative voltage developed after discharge on the PFh! capacitors as well as the thyratron. The klystron is Toshiba E3712 that provides 80 MW, 2856 MHz microwave output. continuously monitors all static, dynamic, and trigger interlocks. When it detects interlock signals, a typical action is SCR gate hold to block AC power supply. If the system has serious malfunction, the controller completely tums off the modulator and waits operators reset.
B. Configuration of the Modulator Controller Hardware
The new modulator controller of the PLS Lilac consists of three major parts: an interlock signal conditioning module, a fast pulse signal-conditioning module, and a main PC platform. 
B-I. Interlock Signal Conditioning Module
The interlock signal-conditioning module generally deals with clean analogue and digital signals. The module consists of three PCB boards. The first PCB receives static interlock signals, and also provides digital control signals to the modulator. In addition, it has connection with the digital idout board to supply monitoring signals and receive commands *om the PC platform. All static interlock and digital control signals are isolated with photo-couplers at the PCB to de-couple noise signals. The second part is a main PCB hoard. All analogue and trigger signals are in and out from the main PCB board. Three vacuum analogue signals are isolated with isolation amplifiers at the board. Other analogue signals are preconditioned and isolated at the fast pulse signalconditioning module, and then connected to the main PCB hoard. All Since the signals are very dynamic, the controller should be able to manage real time data. In additio-because of high noise level within the signals, they should be preconditioned before bring them to the clean environment convoller area in order to avoid electrical malfunctions. Fig. 3 shows the fast pulse signal conditioning module block diagram. Input signal levels are adjusted at the signal divide. The inputted signals are sampled at mnltipoints to process. For long and short pulse signals, the sampling time is synchronized with an extemal trigger that also triggers the modulator thFatron. By receiving the synchronized trigger signal, the module generates sampling start and end time. The sampling start and end time can be adjusted to avoid high noise signal areas. For DC signals, the input Signals are continuously sampled without synchronized higger. The timing gaps between edges of the extemal trigger rise and edges of the sample start and the sample end can be varied from zero to 10 ps for short pulse acquisition, which they can be adjusted from zero to 10 ms for long pulse signal acquisition. The AD783, which is the employed sample and hold chip, has a typical acquisition processing time of 250 ns with 0.01 % accuracy. Four AD783 are employed for multipoint sampling. Fig, 3 . The fast pulse signal conditioning module block diagram
The multi-sampled analogue data are converted to digital with the ADC in Fig. 2 . The CPU is then collect the digital data to calculate an average value. The value is then converted to an analogue signal before providing it to the modulator controller. Noise signals are filtered during the process of multi-point sampling and averaging. All processed signals at the signal-conditioning module are isolated with isolation amplifiers before providing to the modulator controller. AD7893 is employed to convert analogue to digital signal. The AD7893 has 12-bit resolution and 6 ps signal conversion time. AD7243 is employed to convert digital to analogue signal. The AD7243 has 12-hit resolution and 4 ps signal conversion time at positive full-scale change. Therefore, total minimum data processing time of sampling is 11 ps. This time is short enough to process K&M signals. The isolation is not shown in Fig. 3 . Fig. 4 shows a sample of such pre-conditioned waveform for high noise pulse signals. As can be seen in the figure, the high noise exists at the beginning of the pulse. Therefore, we are able to avoid the noisy area by using the signal-conditioning module. Output signal in Fig. 4 has no noise in its content. 
B-3. Main PC Platform
For real time data acquisition and management of the K&M system, we use an industrial PC and in/ont (VO) boards. We select Windows NT as the operating system of the industrial PC to have system security and stability. We use Borand C+t builder 5.0 as the main language to write application programs. , .. sub-routines, the minimum event time is measured & 30 ms. In order to gain program stability and reliability, We decide the minimum event time of the modulator controller as 50 ms. Since the modulator rnns with 30 Hz repetition rate, the 50 ms minimum event time is satisfactory to detect any modulator operation status within two consecutive events. The modulator operation mode can be selected as local or remote. In local operation mode, the modulator is controlled at the interlock signa-conditioning module. The PC platform is the contxol center for the case of remote operation mode. 316
C. Configuration of the Modulator Controller

